WS63 SDK 文档 7021f4f@fbb_ws63
ws63 和 ws63e 解决方案的 SDK 文档
载入中...
搜索中...
未找到
hal_dmac_v151_regs_def.h
浏览该文件的文档.
1
9#ifndef HAL_DMAC_V151_REGS_DEF_H
10#define HAL_DMAC_V151_REGS_DEF_H
11
12#include <stdint.h>
13#include "dma_porting.h"
14
15#ifdef __cplusplus
16#if __cplusplus
17extern "C" {
18#endif /* __cplusplus */
19#endif /* __cplusplus */
20
33typedef union dam_ch_int_data {
34 uint32_t d32;
35 struct {
36 uint32_t ch_0 : 1;
37 uint32_t ch_1 : 1;
38 uint32_t ch_2 : 1;
39 uint32_t ch_3 : 1;
40 uint32_t ch_4 : 1;
41 uint32_t ch_5 : 1;
42 uint32_t ch_6 : 1;
43 uint32_t ch_7 : 1;
44 } b;
46
50typedef union {
51 struct {
52 uint32_t int_st : 8;
53 uint32_t int_trans_st : 8;
54 uint32_t int_err_st : 8;
55 uint32_t reserved : 8;
56 } b;
57
58 uint32_t d32;
60
64typedef union {
65 struct {
66 uint32_t int_trans_clr : 8;
67 uint32_t int_err_clr : 8;
68 uint32_t reserved : 16;
69 } b;
70
71 uint32_t d32;
73
77typedef union {
78 struct {
79 uint32_t ori_int_trans_st : 8;
80 uint32_t ori_int_err_st : 8;
81 uint32_t reserved : 16;
82 } b;
83
84 uint32_t d32;
86
90typedef union {
91 struct {
92 uint32_t en_chns : 8;
93 uint32_t reserved : 24;
94 } b;
95
96 uint32_t d32;
98
102typedef union {
103 struct {
104 uint32_t last_burst_req : 16;
105 uint32_t burst_req : 16;
106 } b;
107
108 uint32_t d32;
110
114typedef union {
115 struct {
116 uint32_t last_single_req : 16;
117 uint32_t single_req : 16;
118 } b;
119
120 uint32_t d32;
125typedef union {
126 struct {
127 uint32_t dma_enable : 1;
128 uint32_t master1 : 1;
129 uint32_t master2 : 1;
130 uint32_t reserved : 29;
131 } b;
132
133 uint32_t d32;
135
137
141typedef union {
142 struct {
143 uint32_t damc_sync : 16;
144 uint32_t reserved : 16;
145 } b;
146
147 uint32_t d32;
148} dma_sync_t;
149
153typedef union {
154 struct {
155 uint32_t dmac_lm : 1;
156 uint32_t reserved : 1;
157 uint32_t dmac_lli : 30;
158 } b;
159
160 uint32_t d32;
161} dma_lli_t;
162
166typedef union {
167 struct {
168 uint32_t ch_enable : 1;
169 uint32_t src_per : 4;
170 uint32_t dest_per : 4;
171 uint32_t fc_tt : 3;
172 uint32_t int_err_mask : 1;
173 uint32_t tc_int_mask : 1;
174 uint32_t lock : 1;
175 uint32_t active : 1;
176 uint32_t halt : 1;
177 uint32_t reserved : 15;
178 } b;
179
180 uint32_t d32;
182
184
188typedef union {
189 struct {
190 uint32_t transfersize : 12;
191 uint32_t sbsize : 3;
192 uint32_t dbsize : 3;
193 uint32_t swsize : 3;
194 uint32_t dwsize : 3;
195 uint32_t src_ms_sel : 1;
196 uint32_t dest_ms_sel : 1;
197 uint32_t src_inc : 1;
198 uint32_t dest_inc : 1;
199 uint32_t protection : 3;
200 uint32_t tc_int_en : 1;
201 } b;
202
203 uint32_t d32;
205
207
208#define DMA_REGISTER_PAD_LEN 55
209
213typedef struct {
214 volatile dma_lli_t lli; /* 00 */
215 volatile uint32_t dest; /* 04 */
216 volatile dma_chn_config_t cfg; /* 08 */
217 volatile uint32_t rsv1; /* 0c */
218 volatile uint32_t src; /* 10 */
219 volatile dma_chn_control_t ctrl; /* 14 */
220 volatile uint32_t rsv2; /* 18 */
221 volatile uint32_t rsv3; /* 1c */
223
227typedef struct {
228 volatile uint32_t reserve;
236 volatile dma_sync_t sync;
237 volatile uint32_t pad[DMA_REGISTER_PAD_LEN]; /* 55*4 */
240
245#ifdef __cplusplus
246#if __cplusplus
247}
248#endif /* __cplusplus */
249#endif /* __cplusplus */
250
251#endif
#define B_DMA_CHANNEL_MAX_NUM
Definition platform_core.h:141
dma_config_t dma_v151_cfg_reg_data_t
Definition hal_dmac_v151_regs_def.h:136
union dam_ch_int_data dam_ch_int_data_t
This union represents the bit fields in the DMA channel interrupt. Read the register into the d32 mem...
dma_chn_control_t dma_ctrl_data_t
Definition hal_dmac_v151_regs_def.h:206
#define DMA_REGISTER_PAD_LEN
Definition hal_dmac_v151_regs_def.h:208
dma_chn_config_t dma_cfg_data_t
Definition hal_dmac_v151_regs_def.h:183
DMA Channel configuration.
Definition hal_dmac_v151_regs_def.h:213
volatile uint32_t rsv2
Definition hal_dmac_v151_regs_def.h:220
volatile dma_chn_config_t cfg
Definition hal_dmac_v151_regs_def.h:216
volatile uint32_t rsv1
Definition hal_dmac_v151_regs_def.h:217
volatile uint32_t rsv3
Definition hal_dmac_v151_regs_def.h:221
volatile uint32_t dest
Definition hal_dmac_v151_regs_def.h:215
volatile uint32_t src
Definition hal_dmac_v151_regs_def.h:218
volatile dma_lli_t lli
Definition hal_dmac_v151_regs_def.h:214
volatile dma_chn_control_t ctrl
Definition hal_dmac_v151_regs_def.h:219
Registers associated with DMA.
Definition hal_dmac_v151_regs_def.h:227
volatile dma_int_clr_t int_clr
Definition hal_dmac_v151_regs_def.h:230
volatile dma_sync_t sync
Definition hal_dmac_v151_regs_def.h:236
volatile dma_single_req_t single_req
Definition hal_dmac_v151_regs_def.h:234
volatile dma_config_t configuration
Definition hal_dmac_v151_regs_def.h:235
volatile dma_burst_req_t burst_req
Definition hal_dmac_v151_regs_def.h:233
volatile dma_ori_int_st_t ori_int
Definition hal_dmac_v151_regs_def.h:231
volatile uint32_t reserve
Definition hal_dmac_v151_regs_def.h:228
volatile dma_int_st_t int_st
Definition hal_dmac_v151_regs_def.h:229
volatile dma_en_chns_t en_chns
Definition hal_dmac_v151_regs_def.h:232
This union represents the bit fields in the DMA channel interrupt. Read the register into the d32 mem...
Definition hal_dmac_v151_regs_def.h:33
uint32_t ch_7
Definition hal_dmac_v151_regs_def.h:43
uint32_t ch_1
Definition hal_dmac_v151_regs_def.h:37
uint32_t d32
Definition hal_dmac_v151_regs_def.h:34
uint32_t ch_0
Definition hal_dmac_v151_regs_def.h:36
uint32_t ch_5
Definition hal_dmac_v151_regs_def.h:41
uint32_t ch_3
Definition hal_dmac_v151_regs_def.h:39
uint32_t ch_6
Definition hal_dmac_v151_regs_def.h:42
uint32_t ch_2
Definition hal_dmac_v151_regs_def.h:38
uint32_t ch_4
Definition hal_dmac_v151_regs_def.h:40
struct dam_ch_int_data::@83 b
BURST software configuration register
Definition hal_dmac_v151_regs_def.h:102
uint32_t last_burst_req
Definition hal_dmac_v151_regs_def.h:104
uint32_t d32
Definition hal_dmac_v151_regs_def.h:108
uint32_t burst_req
Definition hal_dmac_v151_regs_def.h:105
Channel Configuration Register
Definition hal_dmac_v151_regs_def.h:166
uint32_t src_per
Definition hal_dmac_v151_regs_def.h:169
uint32_t dest_per
Definition hal_dmac_v151_regs_def.h:170
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:177
uint32_t active
Definition hal_dmac_v151_regs_def.h:175
uint32_t int_err_mask
Definition hal_dmac_v151_regs_def.h:172
uint32_t ch_enable
Definition hal_dmac_v151_regs_def.h:168
uint32_t lock
Definition hal_dmac_v151_regs_def.h:174
uint32_t fc_tt
Definition hal_dmac_v151_regs_def.h:171
uint32_t halt
Definition hal_dmac_v151_regs_def.h:176
uint32_t tc_int_mask
Definition hal_dmac_v151_regs_def.h:173
uint32_t d32
Definition hal_dmac_v151_regs_def.h:180
Channel Control Register
Definition hal_dmac_v151_regs_def.h:188
uint32_t protection
Definition hal_dmac_v151_regs_def.h:199
uint32_t dest_inc
Definition hal_dmac_v151_regs_def.h:198
uint32_t src_ms_sel
Definition hal_dmac_v151_regs_def.h:195
uint32_t src_inc
Definition hal_dmac_v151_regs_def.h:197
uint32_t dwsize
Definition hal_dmac_v151_regs_def.h:194
uint32_t dbsize
Definition hal_dmac_v151_regs_def.h:192
uint32_t transfersize
Definition hal_dmac_v151_regs_def.h:190
uint32_t tc_int_en
Definition hal_dmac_v151_regs_def.h:200
uint32_t sbsize
Definition hal_dmac_v151_regs_def.h:191
uint32_t dest_ms_sel
Definition hal_dmac_v151_regs_def.h:196
uint32_t d32
Definition hal_dmac_v151_regs_def.h:203
uint32_t swsize
Definition hal_dmac_v151_regs_def.h:193
configuration register
Definition hal_dmac_v151_regs_def.h:125
uint32_t dma_enable
Definition hal_dmac_v151_regs_def.h:127
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:130
uint32_t d32
Definition hal_dmac_v151_regs_def.h:133
uint32_t master2
Definition hal_dmac_v151_regs_def.h:129
uint32_t master1
Definition hal_dmac_v151_regs_def.h:128
Channel Enable Query Register
Definition hal_dmac_v151_regs_def.h:90
uint32_t d32
Definition hal_dmac_v151_regs_def.h:96
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:93
uint32_t en_chns
Definition hal_dmac_v151_regs_def.h:92
Transfer Interrupt Register
Definition hal_dmac_v151_regs_def.h:64
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:68
uint32_t int_err_clr
Definition hal_dmac_v151_regs_def.h:67
uint32_t int_trans_clr
Definition hal_dmac_v151_regs_def.h:66
uint32_t d32
Definition hal_dmac_v151_regs_def.h:71
Interrupt Status Register
Definition hal_dmac_v151_regs_def.h:50
uint32_t int_err_st
Definition hal_dmac_v151_regs_def.h:54
uint32_t d32
Definition hal_dmac_v151_regs_def.h:58
uint32_t int_st
Definition hal_dmac_v151_regs_def.h:52
uint32_t int_trans_st
Definition hal_dmac_v151_regs_def.h:53
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:55
Channel linked list register
Definition hal_dmac_v151_regs_def.h:153
uint32_t dmac_lli
Definition hal_dmac_v151_regs_def.h:157
uint32_t dmac_lm
Definition hal_dmac_v151_regs_def.h:155
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:156
uint32_t d32
Definition hal_dmac_v151_regs_def.h:160
Raw Interrupt Status Register
Definition hal_dmac_v151_regs_def.h:77
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:81
uint32_t ori_int_trans_st
Definition hal_dmac_v151_regs_def.h:79
uint32_t ori_int_err_st
Definition hal_dmac_v151_regs_def.h:80
uint32_t d32
Definition hal_dmac_v151_regs_def.h:84
SINGLE software configuration register
Definition hal_dmac_v151_regs_def.h:114
uint32_t single_req
Definition hal_dmac_v151_regs_def.h:117
uint32_t last_single_req
Definition hal_dmac_v151_regs_def.h:116
uint32_t d32
Definition hal_dmac_v151_regs_def.h:120
Definition hal_dmac_v151_regs_def.h:141
uint32_t reserved
Definition hal_dmac_v151_regs_def.h:144
uint32_t d32
Definition hal_dmac_v151_regs_def.h:147
uint32_t damc_sync
Definition hal_dmac_v151_regs_def.h:143