|
WS63 SDK 文档 7021f4f@fbb_ws63
ws63 和 ws63e 解决方案的 SDK 文档
|
#include "chip_io.h"#include "tcxo.h"#include "watchdog.h"#include "platform_core.h"#include "reboot_porting.h"
宏定义 | |
| #define | REG_SYS_RST_RECORD 0x40000098 |
| #define | SYS_HARD_RST (0x1 << 2) |
| #define | SYS_SOFT_RST (0x1 << 1) |
| #define | SYS_WDT_RST (0x1 << 0) |
| #define | GLB_CTL_RB 0x40000000 |
| #define | SYS_RST_RECORD_0 0x00A0 |
| #define | SYS_DIAG_CLR_1 0x00A4 |
| #define | SYS_WDT_RST_HIS 0x1 |
| #define | SYS_SOFT_RST_HIS 0x2 |
| #define | POR_RST_FILTER_HIS 0x8 |
函数 | |
| void | reboot_port_reboot_chip (void) |
| uint32_t | reboot_port_get_rst_reason (void) |
| #define GLB_CTL_RB 0x40000000 |
| #define POR_RST_FILTER_HIS 0x8 |
| #define REG_SYS_RST_RECORD 0x40000098 |
Copyright (c) HiSilicon (Shanghai) Technologies Co., Ltd. 2022-2022. All rights reserved.
Description: Provides pwm port
History:
2022-09-16, Create file.
| #define SYS_DIAG_CLR_1 0x00A4 |
| #define SYS_HARD_RST (0x1 << 2) |
| #define SYS_RST_RECORD_0 0x00A0 |
| #define SYS_SOFT_RST (0x1 << 1) |
| #define SYS_SOFT_RST_HIS 0x2 |
| #define SYS_WDT_RST (0x1 << 0) |
| #define SYS_WDT_RST_HIS 0x1 |