|
WS63 SDK 文档 7021f4f@fbb_ws63
ws63 和 ws63e 解决方案的 SDK 文档
|
This union represents the bit fields in the pwm_offset_low register. Read the register into the d32 member then set/clear the bits using the b elements. 更多...
#include <hal_pwm_v151_regs_def.h>
成员变量 | ||
| uint32_t | d32 | |
| struct { | ||
| uint32_t pwm_offset_l_j: 16 | ||
| uint32_t reserved1_31: 16 | ||
| } | b | |
This union represents the bit fields in the pwm_offset_low register. Read the register into the d32 member then set/clear the bits using the b elements.
| struct { ... } pwm_offset_l_data::b |
| uint32_t pwm_offset_l_data::d32 |
Raw register data.
| uint32_t pwm_offset_l_data::pwm_offset_l_j |
The low 16 bits of the pwm phase control counter controls the position of the pwm at 1 in a cycle. For PWM, the value range is 1 to 65535. Each channel of PWM corresponds to an offset parameter.
| uint32_t pwm_offset_l_data::reserved1_31 |