|
WS63 SDK 文档 7021f4f@fbb_ws63
ws63 和 ws63e 解决方案的 SDK 文档
|
#include "rom_lib.h"
| const td_u32 ecc_addr_ax = 12 |
| const td_u32 ecc_addr_ay = 15 |
| const td_u32 ecc_addr_az = 18 |
| const td_u32 ecc_addr_const_0 = 78 |
| const td_u32 ecc_addr_const_1 = 75 |
| const td_u32 ecc_addr_cx = 3 |
| const td_u32 ecc_addr_cy = 6 |
| const td_u32 ecc_addr_cz = 9 |
| const td_u32 ecc_addr_d = 15 |
| const td_u32 ecc_addr_e = 87 |
| const td_u32 ecc_addr_gx = 27 |
| const td_u32 ecc_addr_gy = 30 |
| const td_u32 ecc_addr_k = 12 |
| const td_u32 ecc_addr_m = 0 |
Copyright (c) HiSilicon (Shanghai) Technologies Co., Ltd. 2022-2022. All rights reserved. Description: define the data store address in the PKE DRAM.
Create: 2022-08-17
| const td_u32 ecc_addr_mont_1_n = 72 |
| const td_u32 ecc_addr_mont_1_p = 69 |
| const td_u32 ecc_addr_mont_a = 63 |
| const td_u32 ecc_addr_mont_b = 66 |
| const td_u32 ecc_addr_n = 57 |
| const td_u32 ecc_addr_p = 51 |
| const td_u32 ecc_addr_px = 21 |
| const td_u32 ecc_addr_py = 24 |
| const td_u32 ecc_addr_r = 84 |
| const td_u32 ecc_addr_rrn = 60 |
| const td_u32 ecc_addr_rrp = 54 |
| const td_u32 ecc_addr_rx = 3 |
| const td_u32 ecc_addr_s = 81 |
| const td_u32 ecc_addr_t = 3 |
| const td_u32 ecc_addr_t0 = 33 |
| const td_u32 ecc_addr_t1 = 36 |
| const td_u32 ecc_addr_t2 = 39 |
| const td_u32 ecc_addr_t3 = 42 |
| const td_u32 ecc_addr_t4 = 45 |
| const td_u32 ecc_addr_tp = 48 |
| const td_u32 ecc_addr_u1 = 3 |
| const td_u32 ecc_addr_u2 = 6 |
| const td_u32 ecc_addr_v = 3 |