|
| osal_u32 | hal_tx_dscr_get_real_addr (osal_u32 *tx_dscr) |
| |
| osal_u32 * | hal_tx_dscr_get_sw_addr (osal_u32 *tx_dscr) |
| |
| osal_void | hh503_tx_wur_frame_set_dscr (hal_tx_dscr_stru *tx_dscr) |
| |
| osal_u32 | hh503_get_real_addr (osal_u32 addr) |
| |
| osal_u16 | hh503_get_rx_dscr_addr (osal_u32 **rx_dscr, osal_u32 **small_rx_dscr) |
| |
| osal_void | hh503_get_tx_dscr_addr (hal_tx_dscr_stru **tx_dscr) |
| |
| osal_u32 | hh503_rx_set_ctrl_dscr (hal_rx_dscr_stru *rx_dscr, oal_dmac_netbuf_stru *netbuf) |
| |
| osal_void | hh503_rx_set_status_dscr (hal_rx_dscr_stru *rx_dscr, hal_rx_status_enum_uint8 status) |
| |
| osal_void | hal_rx_add_dscr (hal_to_dmac_device_stru *hal_device, hal_rx_dscr_queue_id_enum_uint8 queue_num) |
| |
| osal_void | hal_get_tx_dscr_field (const hal_to_dmac_device_stru *hal_device, hal_tx_dscr_stru *tx_dscr) |
| |
| osal_void | hal_dump_all_tx_dscr (hal_to_dmac_device_stru *hal_device, osal_u32 param) |
| |
| osal_u32 | hal_get_tx_dscr_seq_num (hal_tx_dscr_stru *tx_dscr) |
| |
| osal_void | hal_set_tx_dscr_seq_num (hal_tx_dscr_stru *tx_dscr, osal_u32 seq_num_fld) |
| |
| osal_u32 | hal_get_tx_dscr_pn_msb (hal_tx_dscr_stru *tx_dscr) |
| |
| osal_void | hal_set_tx_dscr_pn_msb (hal_tx_dscr_stru *tx_dscr, osal_u32 tx_pn_msb) |
| |
| osal_u32 | hal_get_tx_dscr_pn_lsb (hal_tx_dscr_stru *tx_dscr) |
| |
| osal_void | hal_set_tx_dscr_pn_lsb (hal_tx_dscr_stru *tx_dscr, osal_u32 tx_pn_lsb) |
| |
| osal_void | hh503_rx_ctrl_dscr_link (hal_rx_dscr_stru *rx_dscr_prev, hal_rx_dscr_stru *rx_dscr) |
| |
| osal_u32 | hh503_rx_alloc_netbuf_and_dscr (hal_to_dmac_device_stru *hal_device, hal_rx_dscr_queue_id_enum_uint8 queue_num) |
| |