|
WS63 SDK 文档 7021f4f@fbb_ws63
ws63 和 ws63e 解决方案的 SDK 文档
|
This union represents the bit fields in the Control Register 1.
Read the register into the d32 member then set/clear the bits using the b elements.
更多...
#include <hal_spi_v151_regs_def.h>
成员变量 | ||
| uint32_t | d32 | |
| struct { | ||
| uint32_t nrdf: 16 | ||
| } | b | |
This union represents the bit fields in the Control Register 1.
Read the register into the d32 member then set/clear the bits using the b elements.
| struct { ... } spi_ctrb_data::b |
Register bits.
| uint32_t spi_ctrb_data::d32 |
Raw register data.
| uint32_t spi_ctrb_data::nrdf |
Number of Data Frames.
When TMOD = 10 or TMOD = 11 , this register field sets the number of data frames to be continuously received by the spi. The spi continues to receive spi_slenrial data until the number of data frames received is equal to this register value plus 1, which enables you to receive up to 64 KB of data in a continuous transfer.
When the spi is configured as a spi_slenrial slave, the transfer continues for as long as the slave is selected. Therefore, this register spi_slenrves no purpose and is not present when the spi is configured as a spi_slenrial slave.